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Abstract— A cooperative control scheme based on the 
Conservative Power Theory (CPT) is proposed which can share 
imbalances in three-phase four-wire droop-controlled systems. 
By utilising the CPT, the balanced, unbalanced and distorted 
components of the currents and powers in a micro-grid can be 
identified. Using control loops based on virtual impedances and 
implemented in the stationary a-b-c frame, the imbalances and 
harmonics are shared between the different 4-leg inverters in the 
microgrid. A secondary control loop is implemented to regulate 
the maximum voltage imbalance/distortion at the Point of 
Common Coupling (PCC) or any other point in the microgrid. 
The theoretical background of the method is presented, and 
experimental validation is demonstrated using a laboratory-scale 
microgrid with two inverters operating at 5 kW. 
 
Index Terms— 4-wire microgrids, CPT, cooperative imbalance 
sharing, harmonic distortion, droop control. 
I. INTRODUCTION 
icrogrids (MGs) are an attractive solution for 
electrification in rural areas, industrial parks, 
commercial and institutional campuses, among other places 
[1] [2]. A MG is typically composed of a cluster of loads, 
Distributed Generators (DGs) and Energy Storage Systems 
(ESSs), connected to the main AC power system at the 
distribution level at a single Point of Common Coupling 
(PCC) [3]. These components may be designed for single or 
three phase applications and usually, a four wire microgrid is 
required to include a neutral connection. Many of the 
generating units are connected to the PCC through voltage 
source inverters (VSIs). When a 4-leg converter topology is 
utilized, the neutral connection is usually provided by a 
dedicated power converter leg. This approach is preferred for 
creating the neutral connection since it does not require either 
a bulky transformer or large DC link capacitors [4]. 
   Cooperative sharing of active (P) and reactive (Q) power in 
microgrids has been widely studied and can be achieved using 
the droop control method [5]. However, there is no 
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straightforward solution for sharing  imbalances 
collaboratively between inverters. Moreover, very few papers 
discuss collaborative control systems for 4-wire microgrids 
which contain single-phase loads, where the imbalances are 
produced not only by the presence of negative sequence 
components, but also by the zero sequence. In fact, the 
presence of unbalanced loads in an MG could produce voltage 
imbalances at other points of the 4-wire system due to the 
circulation of unbalanced currents through the line and 
converter impedances in the microgrid [6] [7]. To solve the 
problems produced by imbalances, two approaches can be 
utilised. Firstly, active power filters (APFs) can be applied to 
inject currents and/or voltages to compensate for imbalances 
and/or harmonics that are produced by the load [8] [9]. 
However, APFs are not attractive in MGs - they constitute 
additional hardware and higher costs. The second and more 
cost-effective approach is to embed imbalance and harmonic 
compensation capabilities into the control algorithms of the 
inverters that are already available in the MG, thus 
maximising the utilisation of the hardware [10]-[13]. For 
example, in [11] a cooperative method for compensating 
unbalanced voltages at the inverters’ output is proposed. The 
goal is to use the remaining VA capability of the converters as 
part of a negative sequence droop control scheme (called 
𝑄− − 𝐺). The compensation reference is injected at the output 
of the voltage control loop and thus can be considered as a 
disturbance to be rejected by this control loop. However, the 
cooperative performance is affected by the line impedance and 
the droop coefficients. In [13] the unbalanced output voltage 
of the inverters is compensated by adding a negative sequence 
voltage component to their references. The paper proposes the 
direct change of the voltage reference of the inverters to 
compensate the voltage imbalances in a MG. In this case, the 
compensation reference is considered a command to be 
followed by the voltage controllers. However, these references 
depend on the load characteristics and it is difficult to 
calculate them in MGs with a high number of converters and 
with variable loads. In [12], a control method for reducing the 
voltage imbalance at the inverters’ outputs is proposed. The 
voltage compensation introduces negative sequence currents 
through the current-controlled converters. This method is not 
suitable for voltage-controlled converters. In [10] a method for 
compensating harmonics and imbalances in an MG is 
proposed that modifies both the virtual impedance loop and 
the inner voltage control loop. The method is effective; 
however, it is aimed at operation with a single DG. Note that, 
the works of [10]-[13] are performed for three-phase three-
wire MGs and they require an algorithm for sequence 
separation. This issue could be a drawback considering that 
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sequence separation algorithms are affected by noise, 
harmonic distortion, etc. [14] [15]. Moreover, in [10]-[13] 
zero sequence components are not considered because three-
phase three-wire systems are studied. 
   The aim of the works discussed in [10]-[13] is 
predominantly to achieve cooperative imbalance voltage 
compensation among the inverters when the load is 
unbalanced. Another interesting goal is to improve the 
unbalanced power load sharing among the inverters located in 
an MG according to their power rating. The challenge here is 
to prevent a disconnection of an inverter due to overload and 
therefore to prevent stability issues in the whole MG, 
especially under heavy load conditions. This aim can only be 
achieved at the expense of increasing voltage imbalance at the 
inverter outputs as discussed in [6] [7] [16]. Obviously, the 
maximum unbalanced voltage and voltage distortion allowed 
in the microgrid has to be regulated to avoid power quality 
issues, for instance defined by the standards ANSI C84.1-2006 
[17] (stating maximum voltage imbalances) and IEEE  519-
1992 [18] (stating maximum THD values). However, in the 
planning of a 4-wire microgrid, the fact that not all the loads 
have the same sensitivity to the voltage imbalance should be 
considered [19]. Therefore, buses where sensitive loads may 
be located have to be subjected to more stringent voltage 
requirements than those buses where no sensitive loads are 
connected. Therefore, imbalance sharing methods should be 
designed to fulfil the voltage requirements of buses where 
sensitive loads may be located. Power quality in other non-
critical buses of the MG could be improved using a 
hierarchical control system [6] [16] [19].  
   In the context of voltage imbalance control of microgrids 
considering sensitive and non-sensitive loads, an algorithm to 
improve unbalanced current sharing for a three-phase four-
wire MG is proposed in [7]. Since the voltage quality could be 
degraded when the proposed method is enabled, the authors 
proposed a decentralized control scheme to improve 
selectively the voltage quality in buses where sensitive loads 
are connected. It is argued in [7] that critical loads should be 
placed close to inverters and therefore the increase of voltage 
imbalance at the PCC when the proposed control scheme is 
working, is not an important concern. 
   On the other hand, in [6] it is assumed that a sensitive load is 
placed at the PCC. A method is proposed for improving the 
current sharing for both imbalance and harmonics in a three-
phase three-wire MG, and because the voltage imbalance is 
increased at the PCC when the proposed method is enabled, 
the authors proposed a secondary control scheme for 
improving the voltage quality at this point. In [6] [7] the use of 
a sequence extraction algorithm is required. Cooperative 
imbalance sharing is achieved, defining both negative and zero 
sequence impedances in [7], while in [6], only a negative 
sequence impedance is used since only a three-phase three-
wire system is discussed.  
   In this paper, a decentralized collaborative control scheme 
for sharing load imbalance in a 4-wire MG is proposed. The 
term collaborative is used to indicate the capability of each 
inverter to supply unbalanced power (as defined by the CPT in 
the next section) to the load according to its residual power 
capacity, which changes with time. The control scheme 
proposed in this paper is performed in the fixed abc coordinate 
reference frame and sequence separation is not required. The 
Conservative Power Theory (CPT) [20]- [25] is used as the 
theoretical framework to achieve imbalance sharing between 
the inverters. The contributions of this paper can be 
summarised as follows: 
 The proposed sharing algorithm uses a novel approach 
based on the CPT methodology that can be used to implement 
a simple identification of the balanced, unbalanced and non-
linear components of the currents and powers. Separation of 
the sequence components is not required. This produces a 
more robust imbalance sharing algorithm, particularly because 
most of the sequence separation algorithms are strongly 
affected by, noise, harmonic distortion, small variations in the 
sampling time, etc. [14] [15] 
 A very simple method to share harmonic distortion between 
the generation sources can be obtained using the CPT 
transform. In this paper, the method is described and 
experimentally validated. 
 A new method for defining the preliminary unbalanced 
voltage set points is introduced. The methodology (see Section 
IV.C) is based on an optimising problem subjected to 
restrictions and is solved using a genetic algorithm.   
 To the best of our knowledge, there is only one paper where 
a control scheme for cooperative imbalance sharing in 4-wire 
MGs is discussed ([7]). The other control schemes are 
proposed for 3-wire MGs. The control system discussed in [7] 
considers sequence separation, with all the aforementioned 
robustness problems. Moreover, the application of the scheme 
proposed in [7] to a system with relatively high harmonic 
distortion (see [18]) could be difficult to realise considering (i) 
the complexity of the extraction of the main harmonics and (ii) 
the harmonics extraction is sequence-separation-dependant. 
The control algorithm proposed in this work is based on the 
CPT which is very robust to issues such as distortion, noise, 
differences in the sampling time etc. As is demonstrated in this 
work, it is very simple to extend the proposed methodology to 
include harmonic distortion. 
   The rest of this paper is organised as follows: For 
completeness in Section II a brief review of the CPT is 
provided; Section III introduces the proposed unbalanced 
power sharing concept; Section IV discusses in detail the 
proposed imbalance sharing control scheme. Finally, section V 
reports both simulation and experimental validation of the 
proposed imbalance control and sharing scheme. To realise the 
experimental validation, load conditions and the 
voltage/currents measured in a real microgrid located in the 
north of Canada are considered. (See [9] ) 
II. REVIEW OF CONSERVATIVE POWER THEORY (CPT) 
   The CPT defines two main instantaneous quantities: the 
instantaneous power 𝑝(𝑡), which is defined as the scalar 
product of the instantaneous line-to-phase voltages and 
currents (1), and the instantaneous reactive energy 𝑤(𝑡) 
defined as the scalar product of the instantaneous values of the 
integral of the unbiased voltages ?̂? and the currents [20]- [23]. 
 
{
𝑝(𝑡) = [𝑣𝑎 𝑣𝑏 𝑣𝑐] ∘  [𝑖𝑎  𝑖𝑏  𝑖𝑐]
𝑇
𝑤(𝑡) = [?̂?𝑎 ?̂?𝑏 ?̂?𝑐] ∘ [𝑖𝑎  𝑖𝑏 𝑖𝑐]
𝑇  
  (1) 
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where the unbiased voltage integral ?̂? is defined as: 
 
?̂?𝜇 = ∫𝑣𝜇(𝜏)𝑑𝜏
𝑡
0
− ?̅?∫𝜇                 𝜇 = 𝑎, 𝑏, 𝑐 
 
(2) 
 
   In (2) the term ?̅?∫𝜇 is the mean value of each voltage 
integral. In a three-phase four-wire MG, the phase voltages are 
measured with respect to the neutral point. Based on the mean 
values of 𝑝(𝑡) and 𝑤(𝑡), the active power (P) and the reactive 
energy (W) are defined as shown in (3). 
 
𝑃 =
1
𝑇
∫𝑣 ∘ 𝑖 𝑑𝑡,              𝑊 =
1
𝑇
∫ ?̂? ∘ 𝑖 𝑑𝑡
𝑇
0
𝑇
0
 
  (3) 
 
   Based on (1)-(3) it is possible to decompose the load current 
𝑖𝜇 as the sum of five orthogonal current components. These 
are:  
   The balanced active currents, defined as: 
 
𝑖𝑎𝜇
𝑏 =
𝑃
𝑽2
𝑣𝜇 = 𝐺
𝑏𝑣𝜇 
  (4) 
 
where 𝑽 = √𝑉𝑎2 + 𝑉𝑏
2 + 𝑉𝑐2 is the collective RMS value 
(Euclidean norm) of the voltages, 𝐺𝑏  is the equivalent 
balanced conductance and 𝑃 is the active power given by (3). 
   The balanced reactive current is given by: 
 
𝑖𝑟𝜇
𝑏 =
𝑊
?̂?2
?̂?𝜇 = ℬ
𝑏?̂?𝜇 
  (5) 
 
where ?̂?𝜇 is the unbiased voltage integral (2), ?̂? is the 
collective RMS value of the unbiased voltage integrals, ℬ𝑏 is 
the balanced reactivity and 𝑊 is the reactive energy (3). 
   The unbalanced current is defined as: 
 
𝑖𝜇
𝑢 = 𝑖𝑎𝜇
𝑢 + 𝑖𝑟𝜇
𝑢 = (
𝑃𝜇
𝑉𝜇2
− 𝐺𝑏)𝑣𝜇 + (
𝑊𝜇
?̂?𝜇2
− ℬ𝑏) ?̂?𝜇   (6)  
   Note that the unbalanced currents shown in (6) only exist if 
𝑃𝜇
𝑉𝜇
2 ≠ 𝐺
𝑏  and/or 
𝑊𝜇
𝑉𝜇
2 ≠ ℬ
𝑏, i.e. when the load is unbalanced.  
   The void current is the remaining current that does not 
transfer active or reactive energy and is given by: 
 
𝑖𝑣𝜇 = 𝑖𝜇 − 𝑖𝑎𝜇
𝑏 − 𝑖𝑟𝜇
𝑏 − 𝑖𝜇
𝑢   (7) 
    
   Finally, the current vectors 𝑖𝑎
𝑏 , 𝑖𝑟
𝑏 , 𝑖𝑎
𝑢, 𝑖𝑟
𝑢, 𝑖𝑣
  are orthogonal. 
Moreover, if the voltages have little distortion, then the 
harmonics present in the current are going to be reflected in 
the void current 𝑖𝑣
  (see [20]- [23] ). 
 
   Based on the RMS values of currents and voltage, the CPT 
defines the power terms [20], where 𝑃 = 𝑉 ∙ 𝐼𝑎
𝑏 is the active 
power, 𝑄 = 𝑉 ∙ 𝐼𝑟
𝑏 is the reactive power, 𝑁 = 𝑉 ∙ 𝐼 
𝑢 is the 
unbalanced power and 𝐷 = 𝑉 ∙ 𝐼 
𝑣 is the void power. Notice 
that the capital letters I and V denote RMS values. The term 𝐼 
𝑢 
is the RMS value of the sum of  𝑖𝑎
𝑢 and 𝑖𝑟
𝑢  (6) ]. 
III. UNBALANCED POWER SHARING CONCEPT 
A. Analysis of an Inverter Feeding an Unbalanced Load 
   Considering the 4-leg inverter in Fig. 1, where the load 
current 𝑖𝑜 includes positive, negative, and zero sequence 
components as in (8), and considering the fact that the 
maximum allowed voltage imbalance in power systems is 3% 
as defined by the ANSI C84.1-2006 standard (see [17]). The 
positive sequence voltage is dominant.  Therefore, the voltage 
at the converter´s outputs can be considered as shown in (9) 
[16] [26]. This can be corroborated using the voltages and 
currents measured in a real microgrid  [9].   
   With these assumptions, the system shown in Fig. 1 can be 
analysed using the CPT definitions given in section II. 
Defining the balanced current vector (𝑖 
𝑏) as the sum of the 
active and reactive balanced currents [defined by (4) and (5) 
respectively], it is demonstrated that 𝑖 
𝑏 is given by (10). Note 
that this new vector (𝑖 
𝑏) only contains the positive sequence of 
𝑖𝑜 [see (8)]. In a similar way, based on the unbalanced active 
(𝑖𝑎
𝑢 ) and reactive (𝑖𝑟
𝑢 ) currents defined by the CPT in (6), a 
new unbalanced vector 𝑖 
𝑢 is obtained as shown in (11). Note 
that 𝑖 
𝑢 contains both the negative and the zero sequence 
current components of 𝑖𝑜  (8). Finally, as the newly proposed 
vectors are orthogonal, this result verifies that the CPT also 
provides a robust methodology to decouple the positive 
sequence current from both negative and zero sequence 
currents in the stationary abc frame. 
 
 
Fig. 1. Example of 4-leg converter feeding unbalanced load in an islanded 
microgrid 
𝑖𝑜 =
[
 
 
 
 √2𝐼
+𝑠𝑖𝑛(⍵𝑡 + 𝜑+) + √2𝐼−𝑠𝑖𝑛(⍵𝑡 + 𝜑−) + √2𝐼0𝑠𝑖𝑛(⍵𝑡 + 𝜑0)
√2𝐼+𝑠𝑖𝑛 (⍵𝑡 −
2𝜋
3
+ 𝜑+) + √2𝐼−𝑠𝑖𝑛 (⍵𝑡 +
2𝜋
3
+ 𝜑−) + √2𝐼0𝑠𝑖𝑛(⍵𝑡 + 𝜑0)
√2𝐼+𝑠𝑖𝑛 (⍵𝑡 +
2𝜋
3
+ 𝜑+) + √2𝐼−𝑠𝑖𝑛 (⍵𝑡 −
2𝜋
3
+ 𝜑−) + √2𝐼0𝑠𝑖𝑛(⍵𝑡 + 𝜑0)]
 
 
 
 
 
  (8) 
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𝐸  =
[
 
 
 
 √2𝐸 · 𝑠𝑖𝑛(⍵𝑡 + 𝛿)
√2𝐸 · 𝑠𝑖𝑛 (⍵𝑡 −
2𝜋
3
+ 𝛿)
√2𝐸 · 𝑠𝑖𝑛 (⍵𝑡 +
2𝜋
3
+ 𝛿)]
 
 
 
 
 
 
  (9) 
 
𝑖 
𝑏 = 𝑖𝑎
𝑏 + 𝑖𝑟
𝑏 =
[
 
 
 
 √2𝐼
+𝑠𝑖𝑛(⍵𝑡 + 𝜑+)
√2𝐼+𝑠𝑖𝑛 (⍵𝑡 −
2𝜋
3
+ 𝜑+)
√2𝐼+𝑠𝑖𝑛 (⍵𝑡 +
2𝜋
3
+ 𝜑+)]
 
 
 
 
 
 
  
(10) 
 
𝑖 
𝑢 = 𝑖𝑎
𝑢 + 𝑖𝑟
𝑢 =
[
 
 
 
 √2𝐼
−𝑠𝑖𝑛(⍵𝑡 + 𝜑−) + √2𝐼0𝑠𝑖𝑛(⍵𝑡 + 𝜑0)
√2𝐼−𝑠𝑖𝑛 (⍵𝑡 +
2𝜋
3
+ 𝜑−) + √2𝐼0𝑠𝑖𝑛(⍵𝑡 + 𝜑0)
√2𝐼−𝑠𝑖𝑛 (⍵𝑡 −
2𝜋
3
+ 𝜑−) + √2𝐼0𝑠𝑖𝑛(⍵𝑡 + 𝜑0)]
 
 
 
 
 
  
(11) 
 
 
B. Two Inverters Feeding a Common Unbalanced Load 
   The scenario discussed for Fig. 1 for a single 4-leg converter 
feeding an unbalanced load is now extended to the case of two 
inverters as is shown in Fig. 2. In this figure, the load is 
modelled as a current source and the distributed generation 
units are modelled as voltage sources E generated across the 
capacitors of the inverter output filter, as shown in Fig. 1. 
Based on the discussion presented in section III-A, it is 
possible to calculate the balanced and unbalanced current 
vectors [given by (10) and (11)] for each inverter. It is worth 
remembering that, under the assumption of negligible voltage 
imbalance, the two current vectors are orthogonal, and 
decoupled from a control perspective. Notice that these current 
vectors depend on 𝐸1 and 𝑖1 for inverter 1 and on 𝐸2 and 𝑖2 for 
inverter 2 ( Fig. 2). In Fig. 2, by applying the superposition 
principle, 𝑖1 and 𝑖2 can be written as (12) and (13). 
 
Fig. 2. Two inverters feeding an unbalanced load – unifiliar equivalent circuit 
 
𝑖1  = 𝑖11 + 𝑖𝑐   (12) 
𝑖2  = 𝑖22 − 𝑖𝑐   (13) 
 
where 𝑖11 and 𝑖22 are the current components due to 𝑖𝑜 while 
𝑖𝑐 is a circulating current component depending on the voltage 
difference between 𝐸1 and 𝐸2. The two currents 𝑖1 and 𝑖2 can 
be rewritten explicitly as: 
 
𝑖1  =
𝑍𝐿2
 
𝑍𝐿1
 + 𝑍𝐿2
 ∙ 𝑖𝑜 +
𝐸1 − 𝐸2
𝑍𝐿1
 + 𝑍𝐿2
    (14) 
𝑖2  =
𝑍𝐿1
 
𝑍𝐿1
 + 𝑍𝐿2
 ∙ 𝑖𝑜 −
𝐸1 − 𝐸2
𝑍𝐿1
 + 𝑍𝐿2
    (15) 
 
   From these equations, it can be observed that, whether the 
impedances 𝑍𝐿1 and 𝑍𝐿2 are predominantly inductive, only the 
circulating current 𝑖𝑐, produced by the different voltage 
references of the two inverters, causes a phase shift between 𝑖1 
and 𝑖2. Considering that in a typical microgrid, 𝐸1 ≈ 𝐸2 
because the magnitudes are similar and the phase difference is 
small, it is assumed that  𝑖𝑐 is smaller than 𝑖𝑜. Based on that, 
calculating both balanced and unbalanced current vectors 
[given by (10) and (11) respectively] in the inverters and the 
load, the following relationships can be obtained. 
 
𝑖𝑜
𝑏  ≈ 𝑖1
𝑏 + 𝑖2
𝑏   (16) 
𝑖𝑜
𝑢  ≈ 𝑖1
𝑢 + 𝑖2
𝑢   (17) 
 
   From (16)-(17) it can be concluded that the current 
imbalance in the load (𝑖𝑜
𝑢) depends mainly on the unbalanced 
current vectors calculated in both inverters (𝑖1
𝑢, 𝑖2
𝑢). 
Conversely, the positive sequence current in the load (𝑖𝑜
𝑏) is 
mainly a function of the balanced current vectors in both 
inverters (𝑖1
𝑏, 𝑖2
𝑏). 
IV. PROPOSED IMBALANCE SHARING CONTROL SCHEME 
   The proposed control scheme is based on the property 
described in section III where the positive current sequence is 
decoupled from both negative and zero current sequences 
through the current vectors 𝑖 
𝑏and 𝑖 
𝑢 [see (10) and (11)]. The 
proposed imbalance sharing control scheme implemented in 
inverter 1 of Fig. 2 is shown in Fig. 3 (in the Laplace domain), 
where the inverter output current 𝑖1(𝑠) is divided into 𝑖1
𝑏(𝑠) 
and 𝑖1
𝑢(𝑠). With the balanced current 𝑖1
𝑏(𝑠) a virtual 
impedance loop [13] [19] is implemented to achieve 
decoupling between active and reactive powers and also for 
stability purposes. [13] [19] 
 
 
Fig. 3. Proposed control scheme of each four-leg inverter 
   
   A new virtual unbalanced impedance loop is proposed for 
the unbalanced current 𝑖1
𝑢(𝑠) to control the unbalanced voltage 
at the inverter output. The proposed control scheme shown in 
Fig. 3, is implemented in the abc reference frame and 
sequence separation is not required. Notice that the virtual 
impedance loops are equivalent to output impedances where 
voltage drops are produced by the circulation of balanced and 
unbalanced currents respectively. These voltage drops are 
given in (18). 
𝐺𝑃𝑊 1(𝑠)+- +- +-
𝐸1𝐸1
 
+-
𝑖𝐿1
Power StageControl System
-
-
𝑖1 
𝑏
𝑖1
𝑢
Virtual balanced impedance loop
Virtual unbalanced impedance loop
𝐸1
𝑟  
𝐺𝑢1(𝑠)=  1
𝑢 + 𝑠 1
𝑢
𝐺𝑏1(𝑠)= 1
𝑏 + 𝑠 1
𝑏
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   In Fig. 3, 𝑖𝐿1 is the current in the inductance of the LC 
inverter output filter (see Fig. 1), 𝐻𝑉1(𝑠) is the transfer 
function associated with the voltage control loop, 𝐻𝐶1(𝑠) is 
the transfer function related to the current control loop, 
𝐺𝑃𝑊 1(𝑠) is the PWM transfer function and 𝑀1(𝑠) and 𝑁1(𝑠) 
are the transfer functions of the LC output filter (see Fig. 
1). 𝐺𝑏1(𝑠) is the transfer function for the implementation of 
the virtual balanced impedance loop and 𝐺𝑢1(𝑠) is the transfer 
function of the virtual unbalanced impedance loop (see Fig. 3). 
Note that in this work, PR controllers will be used because the 
proposed control scheme is defined in the stationary abc frame 
and PR controllers can provide zero steady state error to 
sinusoidal signals. Therefore, 𝐻𝑉1(𝑠) and 𝐻𝐶1(𝑠) are PR 
controllers. The closed-loop transfer function of the proposed 
control scheme (see Fig. 3) is shown in (18), where 𝐸1
 (𝑠) is 
the voltage reference obtained from the droop control system; 
𝐾1(𝑠) is the closed-loop transfer function of the voltage 
controller  (19); 𝑍𝑜𝑢𝑡1
𝑏 (𝑠) is the balanced output impedance; 
and 𝑍𝑜𝑢𝑡1
𝑢 (𝑠) is the unbalanced output impedance.  
   Based on (18), the proposed scheme achieves a decoupled 
control of the voltage drop produced by the balanced current 
and the voltage drop caused by the unbalanced current. The 
first voltage can be controlled through  1
𝑏 and  1
𝑏 , as shown in 
Fig. 3 and  (20). These parameters are set to be constant and 
they are used to implement the virtual impedance loop [13] 
[19]. The unbalanced voltage drop at the output of the inverter 
can be controlled with 𝑍𝑜𝑢𝑡1
𝑢 (𝑠) through the transfer function 
𝐺𝑢1(𝑠). From Fig. 3 and  (21) it can be concluded that to 
control 𝑍𝑜𝑢𝑡1
𝑢 (𝑠) there are two degrees of freedom represented 
by  1
𝑢 and  1
𝑢 respectively (see Fig. 3). From simulation work 
it was concluded that good results are obtained using a 
resistance, i.e  𝐺𝑢1(𝑠) =  1
𝑢
 
 (see [7]). 
    (18) can be rewritten in terms of balanced and unbalanced 
terms as shown in (22). In this equation 𝐸1
𝑏(𝑠) corresponds to 
the balanced terms in (18) and 𝐸1
𝑢(𝑠) is the unbalanced 
voltage drop produced by the unbalanced output impedance. 
These voltages are given by (23), from which it can be 
appreciated that the matrix associated with both balanced and 
unbalance currents is a diagonal matrix and therefore it can be 
concluded that based on the assumptions discussed in section 
III, the voltages 𝐸1
𝑏(𝑠) and 𝐸1
𝑢(𝑠) are decoupled.  
   In this section, inverter 1 of Fig. 2 was used as an example 
to show the mathematical analysis of the proposed control 
scheme. This scheme has also been implemented in inverter 2 
of Fig. 2 and in a general way it can be implemented in “n” 4-
leg converters feeding a common load. 
𝐸1(𝑠) = 𝐸1
𝑏(𝑠) + 𝐸1
𝑢(𝑠)  (22) 
[
𝐸1
𝑏(𝑠)
𝐸1
𝑢(𝑠)
] = [
𝐾1(𝑠)𝐸1
 (𝑠)
0
]
− [
𝑍𝑜𝑢𝑡1
𝑏 (𝑠) 0
0 𝑍𝑜𝑢𝑡1
𝑢 (𝑠)
] [
𝑖1
𝑏(𝑠)
𝑖1
𝑢(𝑠)
] 
 (23) 
 
A. Cooperative Sharing of Imbalance between Inverters 
   Assuming that the inverters shown in Fig. 2 are controlled 
using the control methodology depicted in Fig. 3, the load 
voltage 𝑉𝑃𝐶𝐶  can be written as the sum of a balanced and an 
unbalanced voltage. The voltage 𝑉𝑃𝐶𝐶  as a function of the 
voltages and currents of inverter 1 is shown in (24). 
Analogously, 𝑉𝑃𝐶𝐶  as a function of the voltages and currents of 
inverter 2 is given by (25). Equating these two expressions 
yields (26). 
 
[
𝑉𝑃𝐶𝐶𝑏
𝑉𝑃𝐶𝐶𝑢
] = 
[𝐾1
(𝑠)𝐸1
 (𝑠)
0
] − [
𝑍𝑜𝑢𝑡1
𝑏 (𝑠) + 𝑍𝐿1(𝑠) 0
0 𝑍𝑜𝑢𝑡1
𝑢 (𝑠) + 𝑍𝐿1(𝑠)
] [
𝑖1
𝑏(𝑠)
𝑖1
𝑢(𝑠)
] 
  (24) 
[
𝑉𝑃𝐶𝐶𝑏
𝑉𝑃𝐶𝐶𝑢
] = 
[𝐾2
(𝑠)𝐸2
 (𝑠)
0
] − [
𝑍𝑜𝑢𝑡2
𝑏 (𝑠) + 𝑍𝐿2(𝑠) 0
0 𝑍𝑜𝑢𝑡2
𝑢 (𝑠) + 𝑍𝐿2(𝑠)
] [
𝑖2
𝑏(𝑠)
𝑖2
𝑢(𝑠)
] 
  (25) 
[𝑍𝑜𝑢𝑡1
𝑢 (𝑠) + 𝑍𝐿1(𝑠)] ∙ 𝑖1
𝑢(𝑠) = [𝑍𝑜𝑢𝑡2
𝑢 (𝑠) + 𝑍𝐿2(𝑠)] ∙ 𝑖2
𝑢(𝑠) 
 (26) 
 
   Based on (17) and (26) the sharing principle of the proposed 
control scheme can be derived. This principle is shown in (27) 
and (28) where the line impedances are neglected for 
simplicity. From these equations, it is concluded that the 
unbalanced current in the load 𝑖𝑜
𝑢(𝑠) can be shared between 
the inverters according to a factor which depends on the 
unbalanced output impedances defined in this section. These 
impedances can be actively controlled, through 𝐺𝑢1(𝑠) =  1
𝑢 
in inverter 1 [see  (21)] and through 𝐺𝑢2(𝑠) =  2
𝑢 in inverter 
2, thus providing active control of the imbalance sharing. 
𝑖1
𝑢(𝑠)  ≈
𝑍𝑜𝑢𝑡2
𝑢 (𝑠)
𝑍𝑜𝑢𝑡1
𝑢 (𝑠) + 𝑍𝑜𝑢𝑡2
𝑢 (𝑠)
∙ 𝑖𝑜
𝑢(𝑠) 
  
(27) 
𝑖2
𝑢(𝑠) ≈
𝑍𝑜𝑢𝑡1
𝑢 (𝑠)
𝑍𝑜𝑢𝑡1
𝑢 (𝑠) + 𝑍𝑜𝑢𝑡2
𝑢 (𝑠)
∙ 𝑖𝑜
𝑢(𝑠) 
  
(28) 
   Using (27)-(28) to calculate the unbalanced power in each 
inverter (this power is defined by the CPT as described in 
section II),  (29) and (30) are obtained, where 𝑁1 and 𝑁2 are 
the unbalanced powers in inverter 1 and inverter 2 
respectively. The unbalanced power is shared between the 
inverters according to the same principle as the unbalanced 
currents. 
𝐸1(𝑠) = 𝐾1(𝑠)𝐸1
 (𝑠) − 𝑍𝑜𝑢𝑡1
𝑏 (𝑠)𝑖1
𝑏(𝑠) − 𝑍𝑜𝑢𝑡1
𝑢 (𝑠)𝑖1
𝑢(𝑠) 
 
 (18) 
𝐾1(𝑠) =
𝑁1(𝑠)𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠)𝐻𝑉1(𝑠)
1 + 𝑁1(𝑠)𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠)𝐻𝑉1(𝑠) + 𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠) + 𝑁1(𝑠)𝑀1(𝑠)
 
 
 (19) 
𝑍𝑜𝑢𝑡1
𝑏 (𝑠) =
𝑁1(𝑠) + 𝑁1(𝑠)𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠) + 𝑁1(𝑠)𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠)𝐻𝑉1(𝑠)𝐺𝑏1(𝑠)
1 + 𝑁1(𝑠)𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠)𝐻𝑉1(𝑠) + 𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠) + 𝑁1(𝑠)𝑀1(𝑠)
 
 
 (20) 
𝑍𝑜𝑢𝑡1
𝑢 (𝑠) =
𝑁1(𝑠) + 𝑁1(𝑠)𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠) + 𝑁1(𝑠)𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠)𝐻𝑉1(𝑠)𝐺𝑢1(𝑠)
1 + 𝑁1(𝑠)𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠)𝐻𝑉1(𝑠) +𝑀1(𝑠)𝐺𝑃𝑊 1(𝑠)𝐻𝐶1(𝑠) + 𝑁1(𝑠)𝑀1(𝑠)
 
 
 (21) 
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𝑁1 ≈ 3 · |
𝑍𝑜𝑢𝑡2
𝑢
𝑍𝑜𝑢𝑡1
𝑢 + 𝑍𝑜𝑢𝑡2
𝑢 | · 𝐸1 · 𝐼𝑜 (29) 
𝑁2 ≈ 3 · |
𝑍𝑜𝑢𝑡1
𝑢
𝑍𝑜𝑢𝑡1
𝑢 + 𝑍𝑜𝑢𝑡2
𝑢 | · 𝐸2 · 𝐼𝑜 (30) 
B. Practical Implementation of the Proposed Scheme 
   In section IV-A the unbalanced sharing principle was 
discussed, based on the insertion of virtual unbalanced output 
impedances into the control of the inverters. However, the 
insertion of large unbalanced impedances might induce large 
voltage imbalance at the output of the inverters, possibly 
exceeding regulatory limits. For this reason, the Phase Voltage 
Unbalance Rate index  [27] [28] (PVUR, (31)) is introduced to 
control imbalance sharing, by adjusting the magnitude of the 
unbalanced output impedance in each inverter. This is 
achieved according to the unbalanced voltage requirement at 
the output of each inverter. Note that in (31) the voltages are 
measured with respect to the neutral point. 
 
𝑃𝑉𝑈 =
𝑚𝑎𝑥(|𝐸𝑎𝑛| − ?̅?, |𝐸𝑏𝑛| − ?̅?, |𝐸𝑐𝑛| − ?̅?  )
?̅?
 
?̅? = (|𝐸𝑎𝑛| + |𝐸𝑏𝑛| + |𝐸𝑐𝑛|)/3 
(31) 
   The practical implementation of the proposed control 
scheme in inverter 1 of Fig. 2 is shown in Fig. 4. Both the 
output currents and output voltages of the 4-leg inverter are 
measured. With these signals and using the CPT definitions 
described in section II and III, the following quantities are 
calculated: (i) Active (P1) and Reactive (Q1) powers, (ii) 
balanced currents (𝑖1𝑎𝑏𝑐
𝑏 ), (iii) unbalanced currents (𝑖1𝑎𝑏𝑐
𝑢 ) and 
(iv) the 𝑃𝑉𝑈 1 index at the output of the inverter. To share 
and regulate P1 and Q1, standard droop controllers are 
implemented. The implementation of these controllers is 
shown in (32), where 𝑚1 and 𝑛1 are the frequency and voltage 
droop coefficients and 𝜔𝑛 and 𝐸𝑛 are respectively, the 
nominal frequency and voltage of the MG. Additionally, using 
𝑖1𝑎𝑏𝑐
𝑏  the voltage drop due to the virtual impedance loop is 
calculated [13] [19] ( Fig. 3), thus improving decoupling 
between active and reactive power control. With 𝑖1𝑎𝑏𝑐
𝑢  and the 
𝑃𝑉𝑈 1 index, the virtual resistance computation block shown 
in Fig. 4 and Fig. 5 is implemented, to adjust dynamically the 
value of  1
𝑢 and therefore, the magnitude of 𝑍𝑜𝑢𝑡1
𝑢    (21). As 
shown in Fig. 5, the reference for this block is the desired 
𝑃𝑉𝑈 1
  which can be tolerated by the inverter. The control is 
based on a PI controller plus a low pass filter (for removing 
noise), whose output is  1
𝑢. This is multiplied by the 
unbalanced current to generate the unbalanced voltage 
reference. Through this, the magnitude of the output 
impedance 𝑍𝑜𝑢𝑡1
𝑢  in inverter 1 is controlled through 𝐺𝑢1(𝑠) =
 1
𝑢
 
 according to  (21). Similarly, in the control algorithm of 
inverter 2 (see Fig. 2) 𝑃𝑉𝑈 2
  generates the output impedance 
𝑍𝑜𝑢𝑡2
𝑢  and, based on 𝑍𝑜𝑢𝑡1
𝑢  and 𝑍𝑜𝑢𝑡2
𝑢  the load imbalance is 
shared between the inverters according to (27)-(30). Note that 
the proposed control can adjust dynamically and in real-time 
the values of 𝑍𝑜𝑢𝑡1
𝑢  and 𝑍𝑜𝑢𝑡2
𝑢   in each inverter to operate with 
different degrees of load imbalance, maintaining the PVUR 
references (𝑃𝑉𝑈 1
  and 𝑃𝑉𝑈 2
 ) in each inverter. Moreover, as 
shown in Fig. 7, a secondary control system could be used to 
dynamically regulate the values of 𝑃𝑉𝑈 1
  and 𝑃𝑉𝑈 2
  
controlling the 𝑃𝑉𝑈  
 at another point of the microgrid, for 
instance at the PCC. 
 
 
Fig. 4. Practical implementation of the proposed control scheme. (The inverter 
1 was used as an example) 
 
{
𝜔 = 𝜔𝑛 −𝑚1𝑃1
𝐸1
 = 𝐸𝑛 − 𝑛1𝑄1
 (32) 
 
Fig. 5. Details of the virtual resistance computation block shown in Fig. 4. 
(Only inverter 1 is shown) 
 
   The implementation of the virtual impedance loop in 
inverter 1 of Fig. 2 is shown in Fig. 6 (the same methodology 
is used for inverter 2). In this paper,  1
𝑏 and  1
𝑏  (see Fig. 6) are 
chosen to maintain the inverter output voltage within 5% [29] 
of the nominal value. More information about the 
characteristics of this loop is presented in [13] [19]. It is worth 
considering that the virtual impedance loop and the virtual 
resistance computation block shown in Fig. 4 and Fig. 5 are 
decoupled since the former is implemented with the balanced 
current vector and the latter utilises the unbalanced current 
vector and these vectors are decoupled (see section III-B). The 
inner voltage and current control loops shown in Fig. 4 are 
implemented in the abc reference frame using self-tuning 
proportional plus resonant (PR) controllers in each phase [9]. 
Finally, it is worth remembering that an important 
characteristic of the proposed control scheme  is its capacity 
for being embedded and locally implemented in each 
converter. Therefore, a communication channel between the 
converters is not required for the primary control system. 
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Fig. 6. Implementation of the virtual impedance loop shown in Fig. 4  
C. Methodology to choose the PVUR set points for each 
inverter 
   To validate the effectiveness of the proposed cooperative 
imbalance sharing method, in this section, a general 
methodology for calculating the PVUR initial set points for 
“n” converters feeding a common load is proposed. It is worth 
remembering that the choice of these references will 
determine the effort of imbalance sharing in each inverter. 
This sharing effort is performed according to the residual 
power capacity of each inverter. 
   In this section is assumed that the unbalanced load located at 
the PCC (see Fig. 2) is fed using “n” inverters. In this case, the 
unbalanced powers defined in (29) and (30) can be generalised 
as  shown in (33). From it, the unbalanced power 𝑁𝑥 (see 
section II) in the converter “x” is given by the multiplication 
between the RMS voltage 𝐸𝑥 at the output of this inverter, the 
RMS value of the unbalanced current at the load 𝐼𝑜
𝑢 and an 
equivalent impedance given by the current divider when “n” 
converters are feeding a common load   [30]. 
𝑁𝑥 = 3 · |
∏ 𝑍𝑜𝑢𝑡_𝑚
𝑢𝑛
𝑚=1
𝑍𝑜𝑢𝑡_𝑥
𝑢 · ∑
∏ 𝑍𝑜𝑢𝑡_𝑗
𝑢𝑛
𝑗=1
𝑍𝑜𝑢𝑡_𝑖
𝑢
𝑛
𝑖=1
| · 𝐸𝑥 · 𝐼𝑜
𝑢 
  
(33) 
   The initial 𝑃𝑉𝑈 𝑥
  is obtained by minimizing the cost 
function of (34), subject to the restrictions shown in (34). The 
solutions to this problem are the PVUR set points to the 
inverters which minimise the difference between the 
unbalanced powers supplied by the 4-leg converters. It should 
be pointed out that (34) considers the residual power capacity 
of each inverter. This is realised through 𝑁𝑥
𝑟 𝑠 [ (34) and (35)], 
which correspond to the residual power capability in inverter 
“x”. Note that 𝑁𝑥
𝑟 𝑠 is given by the difference between the 
maximum unbalanced power that this inverter can inject to the 
load 𝑁𝑥
𝑚𝑎𝑥 [given by (35)]  [20]- [23] and the actual 
unbalanced power (𝑁𝑥
𝑎𝑐𝑡𝑢𝑎𝑙) that this inverter is injecting to 
the load. Based on that, the imbalances on the three-phase 
four-leg MG studied in this work, are shared according to the 
residual power capacity of each inverter. Moreover, the 
optimisation problem shown in (34) has inequality restrictions, 
which characterise the voltage requirements at the output of 
each inverter. These requirements depend on the type of load 
which is connected at the output of them., If a sensitive load is 
connected at the output of inverter “x”, the maximum PVUR 
allowed is set to 1% (𝑎𝑥 = 1%) [7]. In contrast, if a non-
sensitive load is connected at the output of the inverter “x”, 
the maximum PVUR allowed is 3% (𝑎𝑥 = 3%) [17]. Finally, 
based on the PVUR restrictions in each inverter, the 
optimization problem is solved and the optimal imbalance 
sharing among the converters is achieved. Note that in (34)-
(35), “n” represents the number of converters which are 
feeding the common load. It should be pointed out that in (35), 
𝑆𝑥
  is the apparent power of inverter x, 𝑃𝑥
 , and 𝑄𝑥
  are 
respectively the active and reactive powers in that inverter, 
which are calculated using the CPT definitions (see section II). 
 
{
 
    𝑀𝑖𝑛 𝐽 =∑ ∑ |
𝑁𝑥
𝑁𝑥𝑟 𝑠
−
𝑁𝑦
𝑁𝑦𝑟 𝑠
|
𝑛
𝑦>𝑥
𝑛
𝑥=1
𝑠. 𝑡
𝑃𝑉𝑈 𝑥 ≤ 𝑎𝑥         𝑥 = 1, 2, … , 𝑛
   (34) 
𝑁𝑥
𝑟 𝑠 = 𝑁𝑥
𝑚𝑎𝑥 − 𝑁𝑥
𝑎𝑐𝑡𝑢𝑎𝑙  ,  𝑁𝑥
𝑚𝑎𝑥 = √𝑆𝑥2 − 𝑃𝑥2 − 𝑄𝑥2 ,               
𝑥 = 1, 2, … . . 𝑛 
  (35) 
 
   In (34), the unbalanced powers in the inverters are calculated 
using (33). Therefore, to solve this optimisation problem it is 
necessary to find the explicit relation for the PVURs in each 
inverter. For the sake of simplicity, the PVUR index of (31) 
can be approximated by (36). In this case, 𝐸𝑛 is the nominal 
voltage of the MG. The difference between (31) and (36) is 
that the average voltage ?̅? defined in (31) is replaced by the 
nominal system voltage 𝐸𝑛 in (36). This assumption is based 
on: (i) the NEMA definition for voltage imbalance, also 
known as the line voltage unbalance rate (LVUR), where it is 
assumed that the average voltage is always equal to the rated 
value [31] [32] and (ii) Since the maximum imbalance at the 
inverters’ output is regulated according to the ANSI C84.1-
2006 standard, the average voltage ?̅? is close to the nominal 
voltage 𝐸𝑛 of the MG. 
 
𝑃𝑉𝑈 =
𝑀𝑎𝑥 (|𝐸𝑎| − 𝐸𝑛 , |𝐸𝑏| − 𝐸𝑛 , |𝐸𝑐| − 𝐸𝑛)
𝐸𝑛
   (36) 
   Using (36), an explicit equation for the PVUR is derived. 
This is realised for inverter “x” (for the rest of the converters it 
is the same procedure). Using Fig. 4 it can be concluded that 
the voltage at the output of inverter “x” (𝐸𝑥
𝑟  ) is given by (in 
vector format): 𝐸𝑥
𝑟  = 𝐸𝑥
 − 𝐸𝑥
𝑏 − 𝐸𝑥
𝑢, where 𝐸𝑥
  is the voltage 
reference given by the conventional 𝑃 − 𝑓 and 𝑄 − 𝐸 droop 
controllers; 𝐸𝑥
𝑏 is the voltage drop produced by the virtual 
impedance loop (see Fig. 6); and 𝐸𝑥
𝑢 is the unbalanced voltage 
reference produced by the virtual resistance computation block 
shown in Fig 4.        Using Fig. 5 it can be concluded that 𝐸𝑥
𝑢 
is obtained by the product of the unbalanced current vector at 
the output of the inverter (in this case 𝑖𝑥
𝑢) and the virtual 
resistance  𝑥
𝑢 programmed in the control system of that 
inverter. Using (36), the 𝑃𝑉𝑈 𝑥   of the inverter “x” is given 
by (37) [considering voltages and currents in phasor format]. 
   Applying the Max function to (37) yields  (38) which can be 
written as a function of the infinite norm and the Euclidean 
norm, as shown in (39). 
Because these norms meet the triangular inequality, 𝑃𝑉𝑈 𝑥 
can be bounded superiorly as shown in (40). Finally, (40) can 
be rewritten as (41). 
   In (41), the magnitude of the balanced voltage phasors ?̇?𝑎_𝑥
 , 
?̇?𝑏_𝑥
  and ?̇?𝑐_𝑥
  are equal since these values are manipulated by 
the reactive power droop controller. Moreover, because the 
voltage variation is small, these magnitudes can be 
abc
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𝑏
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𝑏  
 
+
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abc
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approximated to the nominal voltage of the MG 𝐸𝑛 [13] [19]. 
Assuming that the voltage drop caused by the virtual 
impedance loop is negligible since it has been designed to 
drop the output voltage by less than 5% of the nominal value 
[29] [33], it can be assumed that |?̇?𝑎_𝑥
 − ?̇?𝑎_𝑥
𝑏 | =
|?̇?𝑏_𝑥
 − ?̇?𝑏_𝑥
𝑏 | = |?̇?𝑐_𝑥
 − ?̇?𝑐_𝑥
𝑏 | ≈ 𝐸𝑛. Therefore, (41) can be 
rewritten as shown in (42) (a restriction of this problem). From 
(42) it is concluded that the 𝑃𝑉𝑈 𝑥 at the output of inverter 
“x” is bounded superiorly by an expression which is a function 
of (i) nominal voltage of the MG (𝐸𝑛), (ii) the modulus of the 
unbalanced current at the output of 
that inverter (|𝑖𝑎_𝑥
𝑢 |, |𝑖𝑏_𝑥
𝑢 |, |𝑖𝑐_𝑥
𝑢 |), and (iii) the virtual output 
resistance of the inverter ( 𝑥
𝑢)  .           Considering that in this 
work the magnitude of the unbalanced output impedance 
(𝑍𝑜𝑢𝑡_𝑥
𝑢 ) of inverter “x” is controlled through the virtual 
resistance ( 𝑥
𝑢) (as discussed in section IV), it can be assumed 
that 𝑍𝑜𝑢𝑡_𝑥
𝑢 ≈  𝑥
𝑢 [7] [34] and therefore (33) can be written as a 
function of virtual resistances instead of virtual impedances. 
Based on that, the optimisation problem introduced in (34) can 
be explicitly formulated as shown in (42), where the 
optimisation variables are the virtual resistances ( 𝑥
𝑢 , 𝑥 =
1, … , 𝑛) which are used in the controllers of each inverter. To 
solve this optimization problem, it is necessary to measure the 
current at the converters’ output, the RMS value of the voltage 
at the output of each of them and the current in the load. This 
can be achieved by a simulation stage or it can be 
implemented in a tertiary control scheme [16].  
   Once (42) is solved, the PVUR set points for each converter 
are obtained evaluating these optimization variables in the 
expression of the PVUR of each converter [given by the upper 
bounds of the PVURs shown in (42)]. It means that the 
optimization problem is solved considering the worst case in 
the inequality restrictions.  
   Finally, as stated in the introduction of this work, 
cooperative imbalance sharing in an MG is provided at the 
expense of increasing voltage imbalance at the voltage buses. 
In this work, it is assumed that sensitive loads are located 
close to the inverter buses and the proposed control scheme 
achieves cooperative imbalance sharing among the 4-leg 
inverters and at the same time, maintains the voltage 
imbalances within acceptable levels at the inverter outputs. 
Obviously, the unbalanced voltage requirements at the inverter 
outputs will determine the cooperative sharing effort of them. 
In this context, the unbalanced voltage requirements at the 
PCC is a less important concern. This is because it is assumed 
that non-sensitive loads are connected at this point. In 
addition, a secondary control scheme is proposed to regulate 
the unbalanced voltage at the PCC: it is shown in Fig. 7 
considering three 4-leg inverters. In this figure, the voltage at 
the PCC is measured, and the voltage unbalance index 
(𝑃𝑉𝑈 𝑃𝐶𝐶) is calculated. Using the 𝑃𝑉𝑈 𝑃𝐶𝐶  and a desired 
imbalance index at the PCC (𝑃𝑉𝑈 𝑃𝐶𝐶
 ), a secondary control 
loop is implemented. The output of this secondary control is a 
ΔPVUR which is sent to the inverters. This ΔPVUR is 
subtracted from the PVUR references (𝑃𝑉𝑈 1
 , 𝑃𝑉𝑈 2
  and 
𝑃𝑉𝑈 3
 ) given initially to the inverters. Fig. 7 shows that this 
secondary control system is simple to implement considering 
the previously discussed cooperative control scheme. 
Moreover, a relatively low communication bandwidth can be 
used by this centralised secondary controller  [5]. In summary, 
in this work, a hierarchical control scheme is proposed and 
discussed. This hierarchical scheme consists of two control 
levels. In the primary level, the converters are controlled 
locally with the scheme shown in Fig. 3 (based on currents 
and voltages measured at the output of each inverter) while the 
secondary level corresponds to the centralised controller 
shown in Fig. 7 which sends ΔPVUR references signals to the 
inverters in order to keep the PVUR at the PCC below a given 
value . This secondary control topology can be easily extended 
to “n” converters. 
V. SIMULATION AND EXPERIMENTAL RESULTS 
A. Simulation Results 
   In this section, both the primary and secondary controllers 
depicted in Fig. 3 and Fig. 7 respectively are verified and 
validated. The system shown in Fig. 7 was simulated using 
𝑃𝑉𝑈 𝑥  =
𝑀𝑎𝑥(|?̇?𝑎_𝑥
 − ?̇?𝑎_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑎_𝑥
𝑢 | − 𝐸𝑛 , |?̇?𝑏_𝑥
 − ?̇?𝑏_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑏_𝑥
𝑢 | − 𝐸𝑛 , |?̇?𝑐_𝑥
 − ?̇?𝑐_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑐_𝑥
𝑢 | − 𝐸𝑛)
𝐸𝑛
 (37) 
𝑃𝑉𝑈 𝑥  =
𝑀𝑎𝑥(|?̇?𝑎_𝑥
 − ?̇?𝑎_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑎_𝑥
𝑢 |, |?̇?𝑏_𝑥
 − ?̇?𝑏_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑏_𝑥
𝑢 |, |?̇?𝑐_𝑥
 − ?̇?𝑐_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑐_𝑥
𝑢 |)
𝐸𝑛
− 1  (38) 
𝑃𝑉𝑈 𝑥  =
1
𝐸𝑛
‖(
?̇?𝑎_𝑥
 − ?̇?𝑎_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑎_𝑥
𝑢
?̇?𝑏_𝑥
 − ?̇?𝑏_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑏_𝑥
𝑢
?̇?𝑐_𝑥
 − ?̇?𝑐_𝑥
𝑏 −  𝑥
𝑢 · 𝑖𝑐_𝑥
𝑢
)‖
∞
−
1
√3
 ‖(
1
1
1
)‖
2
   (39) 
𝑃𝑉𝑈 𝑥  ≤
1
𝐸𝑛
‖(
?̇?𝑎_𝑥
 − ?̇?𝑎_𝑥
𝑏
?̇?𝑏_𝑥
 − ?̇?𝑏_𝑥
𝑏
?̇?𝑐_𝑥
 − ?̇?𝑐_𝑥
𝑏
)‖
∞
+  𝑥
𝑢 ·
1
𝐸𝑛
‖(
𝑖𝑎_𝑥
𝑢
𝑖𝑏_𝑥
𝑢
𝑖𝑐_𝑥
𝑢
)‖
∞
−
1
√3
 ‖(
1
1
1
)‖
2
 
 (40) 
𝑃𝑉𝑈 𝑥  ≤
1
𝐸𝑛
𝑀𝑎𝑥(|?̇?𝑎_𝑥
 − ?̇?𝑎_𝑥
𝑏 |, |?̇?𝑏_𝑥
 − ?̇?𝑏_𝑥
𝑏 |, |?̇?𝑐_𝑥
 − ?̇?𝑐_𝑥
𝑏 |) +  𝑥
𝑢 ·
1
𝐸𝑛
𝑀𝑎𝑥(|𝑖𝑎_𝑥
𝑢 |, |𝑖𝑏_𝑥
𝑢 |, |𝑖𝑐_𝑥
𝑢 |) − 1  (41) 
{
 
 
 
 
 
 
𝑀𝑖𝑛 𝐽 = 3𝐼𝑜
𝑢∑ ∑ |
||
∏  𝑚
𝑢𝑛
𝑚=1
 𝑥𝑢 · ∑
∏ 𝑅𝑗
𝑢𝑛
𝑗=1
𝑅𝑖
𝑢
𝑛
𝑖=1
| ·
𝐸𝑥
 
𝑁𝑥𝑟 𝑠
− |
∏  𝑚
𝑢𝑛
𝑚=1
 𝑦𝑢 · ∑
∏ 𝑅𝑗
𝑢𝑛
𝑗=1
𝑅𝑖
𝑢
𝑛
𝑖=1
| ·
𝐸𝑦
 
𝑁𝑦𝑟 𝑠
|
|
𝑛
𝑦>𝑥
𝑛
𝑥=1
𝑠. 𝑡
𝑃𝑉𝑈 𝑥 ≤
 𝑥
𝑢
𝐸𝑛
· 𝑀𝑎𝑥(|𝑖𝑎_𝑥
𝑢 |, |𝑖𝑏_𝑥
𝑢 |, |𝑖𝑐_𝑥
𝑢 |) ≤ 𝑎𝑥 ,                 𝑥 = 1, 2, … , 𝑛
 (42) 
 
IEEE Transactions on Power Electronics 9 
Plexim PLECS software and it was assumed that the 
converters were connected to the load through inductive line 
impedances of 2 mH. The three 4-leg converters are controlled 
considering the control scheme described in Fig. 3, which is 
implemented locally in each device. For the implementation of 
the controllers depicted in Fig. 3, no measurement of the 
voltage and currents at the PCC are required. However, when 
the secondary control system is considered, the PVUR at the 
PCC has to be measured. 
  In the simulation work  it was assumed that the converters 
have different power ratings and they are droop-controlled 
systems with the following droop coefficients  (32): 𝑚1 = 𝑚 
and 𝑛1 = 𝑛 for inverter 1, 𝑚2 = 2𝑚 and 𝑛2 = 2𝑛 for inverter 
2, 
 
and 𝑛3 = 3𝑛 for inverter 3. The value of 𝑚 and 𝑛 are shown 
in Table 1. The PVUR set points for each inverter are 
calculated using the methodology proposed in section IV-C as 
1% for inverter 1, 2% for inverter 2 and 3% for inverter 3. 
These results were obtained using a genetic algorithm to solve 
the optimisation problem (42). At the PCC an unbalanced RL 
load is connected and the following power ratings for each 
inverter are assumed: 5000VA (inverter 1), 2500VA (inverter 
2) and 1666VA (inverter 3).  
   Four simulation steps are considered in this work: i.e. step 1 
(0 ≤ t < 3s) in which the converters operate with the proposed 
control scheme shown in Fig. 3 but with the virtual 
unbalanced impedance loop disabled; step 2 (3s ≤ t < 6s) in 
which the virtual unbalanced impedance loop in each 
converter is enabled; step 3 (6s ≤ t < 9s) where the secondary 
control described in Fig. 7 is activated to regulate the PVUR 
in the PCC at 3% ; and finally step 4 (9s ≤ t ≤ 12s), where 
converter 1 trips at t=9s. This latter case is to evaluate the 
performance of the control system during a critical situation.  
   Fig. 8 shows both the active power (P) and the unbalanced 
power (N) measured at the output of each inverter for the four 
steps considered. From Fig. 8(b), it is shown that in step 1, the 
unbalanced power supplied by the three converters to the load 
are equal because the line impedances are identical (2mH). 
Then, in step 2, when the proposed imbalance sharing 
algorithm is enabled (see Fig. 3) in each of the converters, the 
unbalanced power is supplied by the inverters to the load 
according to their residual power capacity. An interesting 
characteristic of the proposed control method is that it does 
not affect the performance of the   𝑃 − 𝑓 droop controller [see 
Fig. 8(a)]. 
 
Fig. 8 (a) Active Power in the converters for the four steps studied, (b) 
Unbalanced Power in the converters for the four steps studied 
 
   Fig. 9 shows both the three-phase unbalanced currents and 
the neutral current at the output of each inverter for the steps 1 
and 2. It is worth remembering that the unbalance current 
defined in this work contain both negative and zero sequences 
(see section III-A and III-B). From Fig. 9 it is concluded that 
1 2 3 4
a)
b)
 
Fig. 7. Proposed secondary control scheme to regulate the voltage unbalance rate (PVUR) at the PCC 
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in step 1, the unbalanced currents injected by the converters 
(including neutral currents) to the load are identical because 
the line impedances are identical. In step 2, after the proposed 
control scheme is enabled, both three-phase and neutral 
currents are supplied to the load by the converters according to 
their residual power capacity. 
   Fig. 10 shows the PVURs at the output of the converters and 
at the PCC in the four steps studied. From this figure is can be 
seen that in step 1, the PVUR at the converters’ output is close 
to zero which means that the virtual unbalanced impedance 
loop in each converter is not activated (see Fig. 3). In addition, 
the PVUR at the PCC is near to 1.7% because the load is 
unbalanced. From Fig. 10, can be seen that in step 2, the three 
PVUR set points in each  
converter are achieved. In this step, the PVUR at the PCC 
increases to around 3.3% with respect to step 1. To manage 
this issue, in step 3, the secondary control scheme shown in 
Fig. 7 is activated to regulate the PVUR at the PCC to 3%. 
From Fig. 10, can be seen that the proposed secondary 
controller effectively regulates the PVUR at the PCC to 3%. 
This secondary control does not interfere with the unbalanced 
power sharing (see step 3 in Fig. 8). Finally, in Fig. 8 and Fig. 
10 step 4, is shown where inverter 1 trips at t=9s. In this case, 
the trip occurs when both the primary and secondary control 
schemes are working. From Fig. 10, it is possible to conclude 
that after the trip, the PVUR reference set points for inverter 2 
and inverter 3 are automatically changed by the secondary 
control to ensure a 3% of imbalance at the PCC. These new 
PVUR set points are approximately 0.2% for inverter 2 and 
1.2% for inverter 3.  
 
Fig. 10. PVURs in the converters and at the PCC for the four steps studied. 
B. Experimental Results 
   In this section, the performance of the control algorithm 
shown in Fig. 3 is experimentally validated. The system of 
Fig. 2 has been implemented on the experimental system 
shown in Fig. 11. Two Triphase units [need a ref] are used as 
4-leg inverters. Inverter 1 is a Triphase PM15F120 unit 
(operated as a 5kW converter in this work) while inverter 2 is 
a Triphase PM5F42R (5kW) unit. The load at the PCC is 
emulated by an Ametek (9kW) programmable load. The 
proposed control systems are implemented in the real-time 
target computers controlling each of the 4-leg inverters of Fig. 
11 . The inner control loops are based on self-tuning voltage 
and current PR controllers [9]. The parameters of the 
experimental system and control loops are given in Table 1. 
1 2 3
4
 
Fig. 9. Inverters’ unbalanced output current waveforms at different simulation steps 
 
Step 1 Step 2
IEEE Transactions on Power Electronics 11 
 
Fig. 11. Experimental system 
 
Table 1. System Parameters in unit PM15F120* and unit PM5F42R** 
Parameters Symbol Value 
Nominal output 
voltage 
𝐸  180Vpeak 
Nominal angular 
frequency 
𝜔  2π∙50 rad/s 
Switching 
frequency 
𝑓𝑚 16kHz 
DC-Link voltage 𝑉𝐷𝐶 720
 V/520  V 
Filter inductances   0.85 mH/0.80  mH 
Filter capacitances   70 𝜇𝐹 /20   𝜇𝐹 
Voltage closed-
loop 
𝑘𝑝 
𝑘𝑟 
𝜔𝑐  
0.4 /0.12   
20 /30   
0.5rad/s 
 
Current closed-
loop 
𝑘𝑝 
𝑘𝑟 
𝜔𝑐  
0.8 /0.24   
1000 /1000   
0.5rad/s 
 
Droop coefficients 
𝑚 
𝑛 
 
1 ∙ 10−4rad/(W∙s) 
1 ∙ 10−3V/(Var) 
 
Balanced virtual 
impedance 
 𝑏 
 𝑏 
 
1𝛺 
4𝑚𝐻 
 
Unbalanced virtual 
impedance control 
loop 
𝑃𝐼 
 
 𝑃𝐹 
 
(0.055𝑠 + 5) 𝑠⁄  
 
1 (1 + 0.031831927𝑠)⁄  
 
   To validate the performance of the proposed controller, the 
unbalanced conditions of an MG located in Canada have been 
emulated at the PCC  [9]. For the experimental work, the 
unbalanced currents reported in [9] were scaled, using per unit 
analysis, to currents that could be handled by the experimental 
prototype shown in Fig. 11. The pattern of the unbalanced 
load connected at the PCC is shown in Fig. 12.  
 
Fig. 12. Unbalanced current in the common load (20A/div) 
 
   For the experimental tests, inverter 1 is connected to the 
unbalanced load using an inductive line with L= 1.25mH and 
inverter 2 with a line inductance of 2.5mH. As both inverters 
have the same power rating it would be desirable that both 
inverters inject the same unbalanced power. Using the 
methodology discussed in section IV-C the references values 
PVUR1
  and PVUR2
  are obtained: 2.8% for inverter 1 and 0.6% 
for inverter 2 (both values are permitted by ANSI C84.1-
2006). The first PVUR set point means that a load less 
sensitive to unbalance could be placed at the output of inverter 
1 while the second means that a sensitive load could be 
connected at the output of inverter 2. 
   The performance of the proposed control is shown in Fig. 
13. Before enabling the control system (t <72 s) the 
unbalanced powers are different because of the line 
impedances. After activating the control system, the 
unbalanced powers in both inverters are equal as shown in Fig. 
13(a), meaning that the power imbalance sharing effort among 
the inverters is equal since they have the same power rating. 
This shows the effectiveness of the proposed control scheme.  
 
Fig. 13(b) shows that the PVUR references are correctly 
achieved by each inverter. Notice that, in the experimental test 
shown in Fig. 13 an additional unbalanced load is connected to 
the PCC, at t=87 (increasing the level of current imbalance in 
the system). Therefore, after t=87s [see Fig. 13(a)], the 
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Fig. 13. (a) Unbalanced power, (b) PVUR index in both inverters and load, (c) unbalanced impedances evolution - Matlab data logging of the experimental 
waveforms. 
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unbalanced powers in both inverters are increased. However, 
the PVUR set points in each inverter are successfully 
regulated by the proposed control scheme, even though the 
unbalanced currents are increased in both inverters after the 
load connection. This is achieved because each inverter 
reduces dynamically its respective unbalanced impedance to 
keep its respective voltage imbalance requirements, as shown 
in Fig. 13(c). Obviously, there is a trade-off between 
unbalanced power sharing and fulfilling the voltage imbalance 
requirements, which is shown in Fig. 13(a) after t=87s, where 
the unbalanced power is not shared in the same proportion. 
   Finally, Fig. 14 shows how active and reactive powers are 
not affected by the activation of the proposed controller, 
confirming the expected decoupling feature, i.e. conventional 
𝑃 − 𝑓 and 𝑄 − 𝐸 droop controllers are not influenced by the 
imbalance sharing control. This means also that there is a 
decoupling between the virtual balanced impedance loop and 
the virtual unbalanced impedance loop shown in Fig. 3. 
 
 
Fig. 14. Active and Reactive Powers in both inverters before and after the 
activation of the proposed control – Matlab data logging of the experimental 
waveforms. 
 
 
 
   Fig. 15 shows the effective (RMS) voltages at the output of 
the inverters during this test, where it is possible to see the 
dynamic performance of the proposed cooperative imbalance 
sharing method. The control is enabled at t=72s and after that, 
the unbalanced voltage in the inverters is increased, to achieve 
a cooperative current imbalance sharing among the inverters. 
After 72s, it is possible to see that transient response of the 
proposed scheme is less than 3s. The same is seen after t=87s, 
when an additional unbalanced load is connected to phase “A” 
at the PCC. 
C. Extension to Harmonics Sharing 
   The proposed imbalance sharing control scheme can be used 
to share harmonics if the common load is non-linear. 
Therefore, the proposed control scheme shown in Fig. 3 can 
be implemented using the void current, (7),  instead of the 
unbalanced current. Moreover, the unbalance index PVUR can 
be replaced by the Total Harmonic Distortion of the voltage at 
the inverter output. This THD is calculated in real-time by the 
real-time computer used to control the inverters shown in  Fig. 
11.  
   To validate the control system proposed for harmonic 
sharing, the line impedances from the experimental test 
discussed in the previous section are maintained and a 
programmable load is connected at the PCC of the 
experimental system. This load is controlled to operate as a 3ɸ 
nonlinear load without neutral, absorbing the distorted 
currents shown in Fig. 16. Results are depicted only for the 5th 
harmonic component of the current because this is the main 
contributor to the THD for the current shown in Fig. 16. In 
Fig. 17, void powers (see section II) – including the effect of 
all the harmonics – and 5th harmonic currents are shown 
before and after the activation of the proposed control at 
t=83s. Before enabling the control system, noting that the 
inverters have different line impedances with line impedance 
of inverter 1 being smaller than that of inverter 2, the void 
power and the fifth harmonic current supplied by inverter 1 to 
the load is higher than inverter 2. After activating the sharing 
control with an output voltage THD set point of 3.0% for 
inverter 1 and a THD of 2.8% for the output voltage in 
inverter 2, the sharing profile is changed and now, inverter 2 
injects most of the harmonic current content of the load. Fig. 
17(c) shows that these THD set points are achieved by the 
local controllers of the inverters. To analyse the THD of the 
5th harmonic current in both inverters before and after the 
activation of the proposed control, a Hioki 3196 Power 
 
Fig. 15. (a) RMS voltages at the output of inverter 1, (b) RMS voltages at the output of inverter 2, (the load impact is applied to phase A) - Matlab data logging of 
the experimental waveforms. 
 
60 65 70 75 80 85 90 95
117
118
119
120
121
122
123
124
125
RMS voltages at the output of Inverter 1
Time [s]
V
o
lt
a
g
e
s
 [
V
]
 
 
Phase A
Phase B
Phase C
60 65 70 75 80 85 90 95
117
118
119
120
121
122
123
124
125
RMS voltages at the output of inverter 2
Time [s]
V
o
lt
a
g
e
s
 [
V
]
 
 
Phase A
Phase B
Phase C
a) b)
t=72s t=72st=87s t=87s
RMS voltage at the output of inverter 1 RMS voltage at the output of inverter 2
V
o
lt
ag
e
 [
V
]
V
o
lt
ag
e
 [
V
]
Time [s] Time [s]
Connection of 
Unbalanced Load
Connection of 
Unbalanced Load
IEEE Transactions on Power Electronics 13 
Analyser has been used. Before t=83s, the 5th harmonic 
current THD is 14.67% in inverter 1 and 7.45% in inverter 2. 
Following control activation, this index changes to 7.74% for 
inverter 1 and 15.43% for inverter 2. This result shows that the 
sharing of the 5th harmonic power and current can be 
effectively modified using the proposed control scheme. These 
results match with the results shown in Fig. 17(b). Note that 
the objective here is not to reduce the THD of the voltage at 
the PCC, but to modify how the harmonic components of the 
load current are shared between the two inverters. This is 
achieved by controlling the THD in the voltage at the output 
of the inverters. Whether the nonlinear load has neutral, third 
harmonic current will flow through the neutral wire. In this 
case, the implementation of the proposed control scheme 
discussed in this section is the same, but now the 5th harmonic 
is replaced by the 3rd harmonic. In this case, the proposed 
control scheme achieves a sharing of the 3rd harmonic between 
the phases of the inverters and also between their neutrals. It is 
worth remembering that the void current defined by the CPT  
(7) contains the harmonics present in the current [20]- [23] 
and therefore a specific harmonic can be selected from this 
current using a suitable filter and based on it, the proposed 
control scheme of Fig. 3 can be implemented. Alternatively if 
the whole void current is utilised in the control system of  Fig. 
3, then the sharing of all the current harmonics could be 
regulated. 
 
 
Fig. 16. Characteristics of the harmonic load (10A/div) 
VI. CONCLUSIONS 
   In this paper, a new control algorithm for sharing load 
imbalance between inverters in a droop controlled MG has 
been presented. The proposed control scheme is based on the 
conservative power theory (CPT) to achieve the sharing 
objective in the abc reference frame, decoupled from the other 
control loops. The operating principle is based on 
decomposing the inverter current into balanced and 
unbalanced components according to the CPT, and on the 
concept of unbalanced virtual output impedance, implemented 
in the inverters’ control loops. These unbalanced impedances 
are only seen by the unbalanced components of the inverter 
currents, and the impedance can be actively controlled to 
modify the sharing of the unbalanced components of the load 
current between the two inverters. Experimental results 
obtained from a laboratory scale microgrid confirmed the 
effectiveness of the sharing strategy, as well as the absence of 
any interference or cross coupling with the droop controller.          
The extension of the proposed control scheme for sharing 
harmonics is discussed and an experimental validation of this 
extension is provided. The proposed control scheme can work 
effectively when there are load transients in the MG. The main 
differences of the proposed imbalance sharing algorithm with 
those previously reported in the literature can be summarized 
as: (i) The proposed scheme does not require sequence 
separation algorithms, (ii) a new method to define the 
preliminary unbalanced voltage set points is proposed, and 
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Fig. 17. (a) Void powers in both inverters, b) 5th harmonic current at the output of the inverters before and after the activation of the proposed control, and c) 
THD of the voltage at the output of the inverters – Matlab data logging of the experimental waveforms. 
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(iii) contrary to the only paper where a control scheme for 
cooperative imbalance sharing in 4-wire MGs [7], the 
proposed control scheme can be easily extended to harmonics 
as it does not require sequence separation algorithms. The 
extension of it to a harmonic load was discussed and 
experimental results of its performance were provided. 
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